A planar, silicon mini capillary pumped loop (CPL) was designed, built, and tested using recent MEMS technology to provide integral cooling and temperature control for electronics. This design featured three silicon fusion bonded wafers incorporating an evaporator, condenser, liquid line and vapor line, all of which were dry plasma etched. Grooves were etched in the condenser and evaporator to provide passive capillary pumping.
INTRODUCTION
As electronics and devices become smaller and more complex, new technologies are needed to provide adequate cooling while meeting the geometric specifications of the system. To this end, planar MEMS based capillary pumped loops were proposed. CPL's are capable of carrying a much greater heat load as well as allowing a wider range of geometric freedom due to the physical separation of the liquid and vapor lines. Also, the planar nature of the device allows them to be easily integrated to electronic packages. This makes them an The application of mini-CPL technology has been targetted to thermal management of electronics, including space and ground-based communications, phase leg motor controls, and electro optics. Currently, bulky thermal control hardware has limited the performances of such devices, specifically the high frequency, large banwidth communication systems, by limiting device proximity and inducing interference and other undesired effects. Conventional thermal controls are also inadequate for many optics and motor control devices that generate very high heat fluxes coupled with high loads yet must operate at low temperatures for reliability.
The conceptual design and fabrication of a micro CPL was first presented by Kirshberg, et al. (1999) This design consisted of a completely passive three port micro-CPL. A schematic of which is shown in Figure 1 . This research was continued in Pettigrew, et al. (2000) where further testing and design showed that a micro CPL with an evaporator of 1x2 mm is capable of transporting 3 W. This research is a continuation of that work to investigate the cooling capabilities of the planar CPL on a 1 cm 2 heat source.
ANALYSIS
The geometry and the heat transport capacity of the CPL was determined by conducting an analysis on the capillary pumping limit of the system using the rationale of Dickey and Peterson (1994) incorporating the pressure drops in the liquid and vapor lines. In this analysis it was assumed that both the liquid and vapor lines possessed a rectangular cross section while the evaporator and condenser were planar with a known height and grooved capillary wicking structure.
This relationship was iteratively solved for the CPL's mass flow rate (1) while maintaining the pressure relationship
The pressure drops were found using the following macroscale relationships:
The pressure drop due to the temperature gradient across the wick, 
the vapor line pressure drop, (6) and the pressure drop across the wicking structure.
(7)
The geometries determined from this analysis are summarized in Table 1 . From the initial analysis it was determined that a CPL with these specifications should be able to transport a maximum of 150 W of heat. Figure 2 illustrates the proposed design and its components. 
FABRICATION
Figures 2 and 3 show scaled diagrams of the original micro-CPL and the design for the mini-CPL. With the desired hydraulic diameter for the liquid and vapor lines it was determined to use a flow line depth of 1000 m. To accomplish this, a three wafer design was developed where the evaporator and condenser would be etched into the top and bottom wafers while the middle wafer would contain the bulk of the liquid and vapor lines. While all three wafers were standard double sided polished single crystal silicon, the outer wafers were 500 m thick while the middle wafer was 1200m thick. An exploded diagram of the CPL design is shown in Figure 4 . A fill hole was positioned above the evaporator for initial filling and later interaction with the reservoir.
The entire design consisted of nine lithography steps and separate deep reactive ion etches. Initially 3 m of oxide were thermally deposited onto each of the wafers. This oxide layer was used as a protective mask for etching of the capillary grooves, alignment marks, and dicing marks. After the depositing of the oxide, a 9 m mask of thick photoresist was coated, exposed, and developed to pattern each feature. The oxide was then plasma etched in a Lam etcher. After the completion of the oxide masks the deeper features of the through holes, body of the condenser and evaporator, and the liquid and vapor channels had to be patterned. 15 m of thick photoresist was spun, patterned, developed, and baked on the oxide mask. A Surface Technology System (STS) deep reactive ion etcher was then used to etch the exposed silicon. Both the flow lines and the through holes were etched into the thick middle wafer by patterning one side and etching half way through the wafer. The photoresist was removed using PRS 3000 photoresist stripper. The other side of the wafer was then coated with thick photoresist and using alignment marks now etched into the oxide mask, the coated side of the wafer was backside aligned and patterned using a Karl Suss aligner. This side of the wafer was etched in the STS deep reactive ion etcher until the deep feature was complete. After the completion of the deep etches the photoresist was removed with PRS 3000 photoresist stripper.
The shallower features were then (STS) dry plasma etched using the initially etched oxide as a mask. After the completion of the etching the oxide layers were removed with 49% diluted hydroflouric acid.
The three parts of the CPL where then cleaned, aligned, and silicon fusion bonded two at a time via a Karl Suss bonder. After bonding the three wafer sandwich was annealed at 1100 C for 2.5 hours. The completed CPL's were then coated on one side with 500 angstroms of chrome followed by 12000 angstroms of gold. This gold layer was used for bonding to the ceramic substrate on the IGBT. The coated devices were then diced into three individual CPL's. 
EXPERIMENTAL SETUP
For testing the CPL an insulated gate bipolar transistor is used as the active device for the CPL. This transistor type features the low on-resistance of a bipolar junction transistor and the gate voltage switching control of a field effect transistor. These attributes make IGBTs excellent switches for high-power applications.
The experimental setup integrated the printed wiring board (PWB) housing the silicon CPL substrate to a power source, controller, calorimeter, and a data acquisition (DAQ) system. A the schematic of the test is shown in Figure 5 .
The IGBT was attached to the backside of the gold-coated CPL substrate with a eutectic attachment process. This process eliminated the need for solder or similar material, thus creating an extremely good thermal interface from device to evaporator.
LabVIEW was used to control the calorimeter and power settings and record temperature data. Two 16-bit-in, 12-bit-out PCI DAQ cards with 200 kS/s sampling rate were used to read and control the tests through LabVIEW.
In order to run the IGBT as a heat source, a LabVIEWcontrolled feedback loop was designed to control the IGBT gate voltage such that a constant power dissipation is maintained at the device. Therefore, the IGBT was made to run in a "partiallyon" state where it did not switch power like normal operation but instead acted essentially as a resistance heater. This mode of operation efficiently delivered power to the IGBT.
A calorimeter system was attached to the condenser end of the CPL to augment heat removal from the system and precisely measure the amount of heat transported by the CPL. The calorimeter consisted of a pump, sensor, reservoir, cooler, and a copper block with an open fluid channel fabricated to the size of the condenser. The block was then mounted to the condenser region of the CPL with the fluid channel in direct contact with silicon for ensure minimal thermal resistance between CPL and calorimeter fluid. Water was pumped through the calorimeter at flow rate of 144 mL/min and the temperature rise of the fluid from inlet (controlled through cooler) and outlet was measured by hypodermic-style thermocouple probes. Given this temperature rise, the flow rate of the calorimeter water, and the specific heat of liquid water, the heat transported by the system was found using the first law of thermodynamics as a rate equation.
To isolate the effect of CPL heat transfer from other modes of heat transfer (i.e., convection and radiation to ambient), the PWB was insulated with two layers of blanket-style industrial insulation. The effectiveness of the insulation was verified by comparing the amount of heat removed by the calorimeter to the amount dissipated by the IGBT. Throughout testing, it was found that approximately 90% of the device heat was transported to the calorimeter. This is a reasonable data point considering the measurement error on the calorimeter system is +/-10% and +/-4% for the power dissipation loop (power source, controller, etc). It is also important to note that the 90% efficiency includes the heat that is conducted through the silicon from IGBT to calorimeter in addition to the heat actually transported through the CPL.
Nine thermocouples were used to measure CPL performance. They were all E-type thermocouples calibrated with a NISTtraceable RTD probe repeatable to 0.05 C. Refer to Table 2 and Figure 7 for the exact placement of each thermocouple. TC #1 and #2 were hypodermic-style probes used for calorimeter temperature readings while the remaining seven were fine gauge (0.003") thermocouples fixed directly to the critical surface with Kapton tape. These thermocouples provided direct-contact measurements with little physical bulk and extremely small thermal mass for easy placement and accurate transient measurements.
To prime the CPL, a strip resistance heater was attached to the reservoir. Before testing, the heater would raise the reservoir temperature to approximately 77 C, forcing liquid into the fluid loop and priming the system.
Tests were initiated by setting a calorimeter fluid inlet temperature and flow rate and waiting for it to reach thermal steady state. The reservoir heater was then activated, elevating the reservoir temperature to 77 C for 6 minutes. After deactivating the heater and allowing reservoir temperature to drop, the power to the IGBT was turned on. The system was tested at various IGBT power settings, calorimeter inlet temperatures, and power-up reservoir temperatures. LabVIEW recorded temperature and power measurements on the DAQ system at a 1 Hz sampling rate.
EXPERIMENTAL RESULTS
As a control the a solid, blank piece of silicon with the same dimensions as the CPL was bonded to an IGBT. A copper calorimeter was then epoxied to where the condenser is located on the actual CPL. Water from the controlled temperature bath was then flowed through the calorimeter. Thermocouples were positioned on the locations of the evaporator, liquid line, vapor line, condenser, and the IGBT junction itself as described in the experimental setup. The temperature profiles were then recorded with the IGBT running at several different wattages with a calorimeter temperature of 20 C. The temperature profile of the blank silicon with the IGBT running at 3 W is shown in Figure 8 .
Following the control run, a CPL was bonded to an IGBT. This CPL was connected to a reservoir and had a total fill 1.1 gm with a vapor space of 0.21%. A copper calorimeter connected to a controlled temperature bath was epoxied above the condenser. Thermocouples were placed in the same locations as the control blank piece of silicon. The reservoir was primed and then allowed to cool to 50 C before the IGBT was activated. After the activation of the IGBT the reservoir was allowed to cool further to room temperature. Water at 20 C was flowed constantly through the calorimeter. With the IGBT running the CPL temperature rose until the line cleared and the CPL began running. Once activated the CPL ran continually at steady state maintaining a cooler constant temperature for the IGBT than the blank control case. For the experiment where the IGBT was run at 3 W the junction temperature of the IGBT cooled by 15 C in comparison to the case with the blank silicon. Figure 9 shows the temperature profile of the CPL during this run. In this graph the point where the CPL became active is easily observed.
Experiments were also conducted to examine and understand the dynamics of the planar CPL in operation. It was found that the mini CPL begins operating at a specific reservoir temperature for a given power input and calorimeter temperature. In this regard it is possible to determine when the CPL will activate by simply observing the temperature of the It was also found that the reservoir temperature behaves as a thermal diode capable of turning the CPL on or off. The range of operating reservoir temperatures was observed for several different IGBT wattages. When the reservoir is heated or cooled outside of the range for a given IGBT output the CPL automatically deactivated. Figure 10 shows the temperature profile between the reservoir and the IGBT while the CPL was operating. During this test the IGBT was run at 5 W continually for the duration of the test. The decline in the temperature of the IGBT indicates the reservoir temperature at which the CPL begins pumping. Using this type of reservoir control the CPL's performance can be remotely controlled by simply changing the temperature of the reservoir. This offers a solution to how to remotely activate and control the CPL when it is integrated into a compact or complicated system
CURRENT WORK
From the experiments run it was theorized that the CPL's performance was limited by thermal interaction between the liquid and vapor lines. In order to improve the performance of the device it is desirable to maintain an isothermal liquid and vapor line as well as isolate the condenser and the evaporator. To accomplish this a silicon and ceramic hybrid design for the CPL has been proposed. In this design the evaporator and the condenser would be made from silicon while the liquid and vapor lines would be etched into an insulative ceramic. This design will provide a more adiabatic condition for the flow lines as well as allowing the evaporator and condenser to have good conductive contact.
The proposed design for this CPL is shown in Figure 11 . Here all the flow lines including the line to the reservoir are contained within the ceramic while the silicon evaporator and condenser continue to allow good heat transfer in and out of the system. Pegs etched into the bottom of the evaporator and condenser provide a structural support while also providing a port to connect the flow lines between the silicon and ceramic.
The major components in the final design will be similar to those of the original mini-CPL to allow comparison between the two devices. It is believed that this new design will provide the desired isothermal liquid and vapor line and thus help to optimize the performance of the overall system.
CONCLUSION
Using a three layer silicon mini-CPL filled with a working fluid of water that is bonded to a IGBT running at a constant power, a constant die temperature can be set. For an IGBT input power of 3 W, 15 degrees of cooling was achieved. The CPL itself can be activated or deactivated by regulating the temperature of the reservoir.
While the initial testing of the CPL was successful, it is believed that by thermally isolating the various components of the device a higher performance can be achieved. This includes creating isothermal flow lines as well as isolating the evaporator and condenser. To this end the hybrid silicon and ceramic mini-CPL is in production and will be tested.
From these test it is shown that the mini-CPL will be able to provide integral cooling for electronic packages as well as allow of control of the system. With the benefits that accompany the use of the CPL and the advantages of the planar silicon structure the silicon planar mini-CPL can be an efficient cooling tool. 
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